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 
Abstract—We measure top-gated graphene field effect transis-
tors (GFETs) with nanosecond-range pulsed gate and drain volt-
ages. Due to high-κ dielectric or graphene imperfections, the 
drain current decreases ~10% over time scales of ~10 μs, con-
sistent with charge trapping mechanisms. Pulsed operation leads 
to hysteresis-free I-V characteristics, which are studied with 
pulses as short as 75 ns and 150 ns at the drain and gate, respec-
tively. The pulsed operation enables reliable extraction of GFET 
intrinsic transconductance and mobility values independent of 
sweep direction, which are up to a factor of two higher than those 
obtained from simple DC characterization. We also observe 
drain-bias-induced charge trapping effects at lateral fields great-
er than 0.1 V/µm. In addition, using modeling and capacitance-
voltage measurements we extract charge trap densities up to 1012 
cm-2 in the top gate dielectric (here Al2O3). Our study illustrates 
important time- and field-dependent imperfections of top-gated 
GFETs with high-κ dielectrics, which must be carefully consid-
ered for future developments of this technology. 
 
Index Terms—Charge trapping, field effect transistors (FETs), 
graphene, high-k dielectric, hysteresis, mobility, nanosecond, 
pulsed measurements. 
I. INTRODUCTION 
RAPHENE DEVICES are promising candidates for 
nanoelectronics [1, 2] due to good electrical properties, 
such as high mobility [3] and high saturation velocity [4]. 
Other than carbon nanotubes (CNTs), graphene is the only 
material with intrinsic electron and hole mobilities that are 
both high (10,000 cm2V-1s-1or higher) at room temperature and 
equal, due to symmetric conduction and valence energy bands. 
In contrast, transistor materials from Si and Ge to III-V com-
pounds have reasonably good electron mobility (up to 800 
cm2V-1s-1 for Si electron inversion layers and 30,000 cm2V-1s-1 
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for InAs and InSb quantum wells), but hole mobility two to 
twenty times lower (200 cm2V-1s-1 for Si hole inversion layers 
and up to 1000 cm2V-1s-1 for strained InSb) [5]. 
In the past few years, practical circuits have been demon-
strated using graphene field effect transistors (GFETs), includ-
ing amplifiers [6, 7], inverters [8], ring oscillators [9], radio-
frequency (RF) mixers [10-12] and wafer-scale circuits [13]. 
However, depending on the high-permittivity (high-κ) top gate 
dielectric used, the graphene-dielectric interface, and the test-
ing conditions (e.g. air ambient vs. vacuum) GFETs often ex-
hibit characteristics that depend on the voltage sweep direc-
tion, i.e. hysteresis. The hysteresis shift can be defined as the 
difference in Dirac voltage (V0) between forward (FWD) and 
reverse (REV) gate voltage sweeps (ΔV0 = V0,FWD – V0,REV), 
where V0 is the gate voltage of minimum conductivity in the 
graphene channel (referred to as the Dirac voltage), and can be 
considered analogous to the threshold voltage in traditional 
MOSFETs.  
Hysteresis is primarily caused by charge trapping [14-16] at 
the graphene-dielectric interfaces and by ambient molecules 
(i.e. water and oxygen) in contact with the graphene surface 
[17]. The latter effect can be reduced or eliminated by meas-
urements under vacuum conditions (~10-5 Torr) [15, 18] after 
an annealing step [18, 19]. However, trapping at the interfaces 
or within the bulk of the dielectrics surrounding the graphene 
channel is an inherent and challenging problem. Ultimately, 
such trapping causes device reliability and operation issues 
which translate to changes in carrier concentrations, and thus 
introduce uncertainties when extracting parameters of interest 
including mobility, contact resistance, and transconductance. 
Similar threshold voltage instabilities had also been observed 
in the early years of silicon technology [20] and as recently as 
the last decade with the introduction of high-κ dielectrics and 
metal gate stacks [21, 22]. Addressing such trapping and volt-
age instability issues is crucial for the continued development 
and accurate metrology of GFETs. 
In this work, we investigate the effect of pulsed current-
voltage (I–V) measurements on the hysteresis and extracted 
parameters (such as mobility) of top-gated GFETs. Sub-
microsecond pulsed output characteristics of top-gated exfoli-
ated graphene FETs [23], and micro- to millisecond pulsed 
transfer characteristics of back-gated FETs [14, 15, 17] were 
previously reported (sweep rates used in Ref. [17] range from 
0.19 V/s to 4.18 V/s); the latter only probing trapping at the 
graphene-SiO2 interface. Here we use graphene grown by 
large scale chemical vapor deposition (CVD) and examine the 
gate and drain effects of reducing drain and gate pulse widths 
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down to 75 and 150 ns respectively (more than 5x smaller than 
the shortest pulses previously investigated [23]). We uncover 
two apparent trapping time constants of approximately 0.3 and 
4.2 µs, ostensibly due to imperfections in the top-gate high-κ 
dielectric (Al2O3), its interface (oxidized Al seeding layer), or 
the graphene itself. Hysteresis is greatly reduced when using 
nanosecond voltage pulses at the drain and gate terminals, 
effectively limiting the time over which charge trapping can 
occur. The extracted mobility is independent of sweep direc-
tion and up to a factor of two higher than if DC measurements 
were simply employed. The approach described here leads to 
reliable characterization of GFETs, even in the face of imper-
fect dielectrics and interfaces.  
II. DEVICE FABRICATION AND MEASUREMENT SETUP 
Graphene is grown on copper foils similarly to our previous 
work [8, 24], using CVD with a methane/hydrogen mixture as 
precursor gases. It is then transferred onto SiO2 (300 nm)/Si 
substrates using a dual stack of poly(methyl methacrylate) 
(PMMA) for support and protection (60 nm of 495 A2 and 
250 nm of 950 A4). PMMA is removed using a 1:1 solution of 
dichloride-methane and methanol, followed by a H2/Ar anneal 
(2 hours at 400 °C) [25]. Next, Ti/Pd/Au (0.7/20/20 nm) 
source/drain electrodes are fabricated using UV lithography 
and e-beam evaporation, followed by O2-plasma channel defi-
nition and atomic layer deposition (ALD) of tox ≈ 20 nm of 
Al2O3 (seeded by 1.5 nm of evaporated and oxidized Al). Fi-
nally, a Ti/Au (0.7/20 nm) top gate with a gate-source/drain 
overlap of ~150 nm is fabricated using e-beam lithography. 
Channel dimensions (L and W) range from 2 – 10 µm. 
Figures 1(a-b) show the schematic, optical and scanning 
electron microscope (SEM) images of completed devices. 
Raman spectra taken after transfer [inset of Fig. 1(b)] indicate 
that graphene is monolayer (2D-peak to G-peak integrated 
intensity ratio I2D/IG ≈ 2) and with D-peak to G-peak integrat-
ed intensity ratio ID/IG ≈ 0.25 ± 0.15 [26]. From the ID/IG ratio 
we estimate [27] an average distance between Raman-active 
defects to be La ≈ 250 ± 150 nm. Considering micron-scale 
device dimensions used here, we expect the presence of de-
fects and grain boundaries within the channel [28], and thus 
lower mobilities than those of exfoliated (single crystal) gra-
phene devices [4]. 
During measurements, we apply voltage pulses (VP) at the 
drain while increasing the amplitude of voltage pulses at the 
top gate (VTG), as shown in Figs. 1(c-d). The VD pulse is ap-
plied after the rising (tR) edge and removed before the falling 
(tF) edges of VTG, since gate pulse edges cause a small “reso-
nance” on VD, especially at larger amplitudes (i.e. VTG > 2 V) 
and shorter edges (tR = tF < 500 ns). Hence, the full-width at 
half-maximum (FWHM) of VTG is twice that of VD (tON,TG = 
2∙tON,D) and a delay relative to VTG (d = tON,D / 2) is half the 
width of VD [Fig. 1(e)]. We find that these two constraints 
maximize signal integrity. The rise (tR) and fall (tF) times of 
gate or drain pulses vary depending on their width (i.e. tR = tF 
= 10 ns for tON,D = 75 ns and tR = tF = 20 – 50 ns for tON,TG = 
150 ns). 
The off-state relaxation time between drain pulses (tOFF) 
ranges between 0.1-1 ms, which is 3-4 orders of magnitude 
larger than shortest tON,D applied (75 ns). These off-times were 
found to be sufficiently long to relax all measurable effects of 
charge trapping from our short pulses. Larger relaxation times 
(up to the range of seconds) have been used while studying 
trapping at the graphene/SiO2 [14-17] and CNT/SiO2 [29] in-
terfaces. In contrast, our analysis attempts to study and control 
trapping by using nanosecond-range top gate pulses (tON,TG) 
and effectively limiting the amount of carriers than can be-
come trapped, instead of increasing de-trapping via longer off-
state relaxation.  
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 Fig. 1. (a) Schematic of top-gated graphene field-effect transistors (GFETs) fabricated in this work. (b) Optical, scanning electron microscope (SEM)
images, and Raman spectra of typical devices. (c) Schematic of pulses and biases applied at top gate (VTG) and drain (VD) terminals. The amplitude of
VTG is increased when performing a gate sweep of the voltage. (d) Diagram of circuit used to apply voltage pulses at drain and gate terminals. Current is
calculated from the voltage drops across load resistor (RL = 0.5-1.5 kΩ), GFET, probe resistance (Rprobe = 100 kΩ) and pad (Cpad = 8.3 pF) and probe
capacitances (Cprobe = 0.8 pF). (e) Measured drain and top gate pulses – top gate scope connection not shown [Fig. 1(d)]–  with tON,TG = 100 µs and tON,D
= 50 µs (top) and tON,TG = 150 ns and tON,D = 75 ns. In both cases VD has a delay d = tON,D / 2 relative to VTG. Also, VTG = 1 V and VD = 0.5 V. 
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In order to measure pulsed I-V characteristics we employ a 
pulse generator, a 1.5-GHz oscilloscope, an active probe and a 
simple voltage divider circuit in our setup [Fig. 1(d)]. For each 
top gate pulse (VTG), a corresponding voltage pulse is applied 
to a load resistor (RL), such that after subtracting its voltage 
drop (VRL), a pulse of amplitude VD is applied to the GFET (VD 
= VP – VRL). For ID-VTG measurements, the amplitude of VD is 
kept the same throughout the measurement by adjusting the 
amplitude of the pulse VP at each VTG bias through a feedback 
loop (since VRL changes with the bias-dependent resistance of 
the device). Every recorded VD waveform (at a given VTG) is 
an average over 200 applied pulses. The time dependence of 
the drain current ID(t) is obtained from the voltage drops 
across the load resistor (RL) and a 50 Ω matching resistor (in 
parallel with the 50 Ω output impedance of the pulse genera-
tor), the GFET, the active probe resistance (Rprobe) and pad 
(Cpad) and probe capacitances (Cprobe), such that:  
          ( )25P D D DD pad probeL probe
V t V t V t dV tI t C C
R R dt
      .
 (1) 
III. RESULTS OF PULSED MEASUREMENTS 
With this setup, we first look at typical transient behavior of 
current [Fig. 2(a)] when tON,D = 50 µs pulses are applied at the 
drain terminal. ID reaches steady state with ~10% degradation 
after ~10 µs due to effect of charge traps at this particular bias 
condition. This drop-off is faster than previous reports [14, 17] 
which studied charge trapping at back gates with much thicker 
amorphous SiO2 layers. The best fit of ID(t) is obtained by 
using two decaying exponentials of the form A∙exp(-t/τ) (black 
dashed lines) yielding time constants τ1 = 0.3 µs and τ2 = 4.2 
µs. These suggest the presence of at least two trapping mecha-
nisms such as interface and bulk trapping [23, 30, 31]. Inter-
face trap response times scale exponentially with their energy 
difference from either the valence or conduction bands of a 
typical channel material [30]. Since graphene does not have a 
band gap and trap states can be located across a wide range of 
energies [Fig. 2(b)], interface traps can be rapidly filled when 
the energy of carriers is higher than that of electron (x-
symbols) or hole traps (circles). On the other hand, bulk trap 
response times depend on tunneling through the oxide, and 
thus they are expected to be slower. In our case, the oxidized 
Al seeding layer (AlOx) and graphene imperfections (i.e. grain 
boundaries) could be responsible for contributions to interface 
trapping, while the ALD-grown Al2O3 contributes to bulk 
trapping. Nevertheless, a simple tunneling front model [29] 
analysis reveals that such traps are likely less than ~1 nm apart 
in the Al2O3, making it challenging to ascertain their exact 
physical origin, which could be the topic of a future investiga-
tion.  
We note that the time constants identified here (0.3 and 4.2 
µs) are not originated from circuit transients, as circuit RC 
time constants due to RL, RGFET, Rprobe, Cpad and Cprobe are ~10 
ns. However, thermal time constants of top-gated GFETs with 
similar geometry are of the order ~100 ns [32], thus it is pos-
sible that the shorter time constant found here (τ1 = 0.3 µs) can 
include a small thermal self-heating transient, which can also 
influence current degradation (although we note that our 
pulsed measurements were done at relatively low current den-
sity, ~0.1 mA/μm, except those in Section VI). 
The effect of trap filling on electrical measurements can al-
so be seen in Fig. 3(a), where the DC transfer characteristics 
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Fig. 2. (a) Measured drain current ID (blue circles and line) during the 
first 15 µs of a typical 50-µs pulse (VD = 1.9 V, VTG = 0.5 V). Inset 
shows the same data set, zoomed out for the entire 50 μs. Device meas-
ured in air ambient, L×W = 2×10 µm. Transient behavior is due to 
population of interface and bulk oxide charge traps. Current is fitted 
(red dashed lines) with as ID(t) = I0 + A1∙exp(-t/τ1) + A2∙exp(-t/τ2). Expo-
nential terms are shifted by I0 and shown in black dashed and dotted 
lines. Fitting parameters are I0 = 1.6 mA, A1 = 0.03 mA, A2 = 0.16 mA, 
with two time constants τ1 = 0.3 µs and τ2 = 4.2 µs. (b) Schematic band 
diagram of the metal-oxide-graphene device showing population of 
interface traps as the graphene Fermi level (dashed) increases from qV0
(red) to qVTG (blue). Interface states could act as either hole (circles) or 
electron (x-symbols) traps. 
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Fig. 3. (a) Hysteresis in DC measurement of resistance (R) vs. top gate
voltage (VTG) of a typical device (L×W = 4×8 μm) in air (blue-solid) and
in vacuum (red-dashed). Arrows indicate sweep directions (from -8 V to
+8 V and back). Hysteresis is ΔV0 = 2.2 V and 1.4 V in air and in vacu-
um, respectively (VD = 0.5 V). (b) Typical R-VTG characteristics of an-
other device measured in air under DC (dashed lines) and pulsed condi-
tions. Note the suppression of hysteresis between FWD and REV
sweeps as tON,TG decreases to 400 ns. L×W = 2×10 μm. (c) Measured
shift in Dirac voltage (ΔV0) from Fig. 3(b) as a function of tON,TG. ΔV0 is
marked (lines and arrows) at five selected testing conditions: tON,TG =
0.15, 1, 10, 100 µs and DC (d) Histogram of ΔV0 for 20 devices meas-
ured at same five testing conditions: tON,TG = 0.15, 1, 10, 100 µs and DC.
Note that not all devices were tested for each case. 
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of a typical top-gated GFET (L×W = 2×10 μm) show Dirac 
voltage shift and hysteresis (ΔV0) in air and in vacuum meas-
urements. Charge trapping (or de-trapping) is less likely to 
occur at the bottom graphene/SiO2 interface when we vary VTG 
as the voltage drop between the graphene and back-gate is 
small (VBG = 0 V). The presence of hysteresis in both air and 
vacuum suggests that ambient adsorbates (i.e. O2, H2O) and 
the top dielectric trapping (interface and bulk) contribute to 
the change in carrier density in the channel while the DC top-
gate voltage is swept [14, 15]. Thus, in order to minimize such 
V0 instabilities, we perform pulsed measurements as described 
above. For each VTG bias ID is calculated as a function of time 
using eq. (1) and its amplitude is averaged over the duration 
(tON,D) of each drain pulse. Figure 3(b) displays the in-air 
transfer characteristics for different VTG on-times (tON,TG) and 
compares them with simple DC I-Vs using the same bias con-
ditions (VD = 0.5 V and VBG = 0 V). As tON,TG is decreased 
from 100 µs to 400 ns, forward (FWD) and reverse (REV) 
sweeps collapse onto one another and hysteresis ΔV0 disap-
pears. In Fig. 3(c), the corresponding ΔV0 is displayed as a 
function of tON,TG down to 150 ns; we note that for DC I-Vs 
ΔV0 = 2.3 V, while for tON,TG < 500 ns hysteresis ΔV0 ap-
proaches 0 V. This ΔV0 reduction was observed across 20 de-
vices (L, W = 2–10 µm) [Fig. 3(d)] for five testing conditions: 
tON,TG = 0.15, 1, 10, 100 µs and DC. We attribute the broaden-
ing of each distribution (corresponding to each tON,TG case) to 
device-to-device variations, i.e. graphene quality and contact 
resistance. 
The transfer characteristics shown in Fig. 3(b) are consistent 
with the presence of negative charges in the oxide. The fixed 
negative charges can be present in Al2O3 imperfections [33], 
and are apparent since V0 > 0 V for all measurements (DC and 
pulsed) and sweep directions (FWD and REV). The occupied 
trapped states, responsible for Dirac voltage shift (ΔV0) and 
hysteresis, depend on pulse duration; shorter pulses limit the 
electrical stress time over which carriers can become trapped. 
We also observe that the (unified) Dirac voltage of the 400-ns 
pulsed sweep falls between that of the FWD and REV DC 
sweeps. These differences in V0 are consistent with hole traps 
charging up in the oxide (making it less negative) when VTG is 
swept FWD starting in the hole region (VTG < V0), and with 
electron traps accumulating during the REV sweep in the elec-
tron region (VTG > V0) (making the oxide more negative). 
These additional trapped states in the oxide also contribute to 
the apparent variation of the channel resistance at V0 in DC 
sweeps by increasing the charge puddle density (i.e. increasing 
impurity or minimum carrier densities in the channel) [4]. In 
contrast, when using short pulses (< 1 µs) less trapped states 
are disturbed and V0 and R(VTG = V0) remain constant inde-
pendent of sweep direction. 
IV. GATE CAPACITANCE AND TRAP CHARGING EFFECTS 
In order to estimate quantitatively oxide trapped charge 
densities responsible for hysteresis, we examine capacitance 
through measurements and modeling. First, we estimate the 
top dielectric capacitance as suggested in [34], by measuring 
the top-gate Dirac voltage (V0,TG) shift as a function of VBG, in 
vacuum. As shown in Fig. 4(a), this yields the ratio between 
the top- and back-gate oxide capacitance, Cox/CBG ≈ 22 which 
gives Cox ≈ 250 nF/cm2 and εox ≈ 5.7 for our top Al2O3 dielec-
tric with oxidized Al seeding layer. Next, we measure C-V 
characteristics [Fig. 4(b)] by applying DC and AC voltages to 
the top-gate terminal with an LCR meter. Away from the Di-
rac voltage, CTG approaches the previously estimated top-layer 
capacitance (Cox = εox/tox), while near V0 it decreases and ex-
hibits hysteresis similar to that seen in the I-V measurements, 
Fig. 3. (C-V and I-V measurements used similar voltage sweep 
rates, ~1.6 V/s.) 
In order to estimate trapped charge densities in the top gate 
dielectric quantitatively, we fit a C-V model by applying 
Gauss’ law to our structure:  
     
0
0 n F it Fit F F
TG
TG TG
Q E Q EQ E EV V
C C q
          
 (2) 
where EF is the Fermi level in graphene [Fig. 2(b)], Qn is the 
charge density in graphene and Qit is the sum of trapped 
charge accumulated at the AlOx/graphene interface and Al2O3 
bulk. Quantum capacitance (Cq) is included in our model ex-
plicitly in the carrier density [Qn(EF)] calculation by integrat-
ing over the density of states. The total capacitance (CTG) is 
calculated [Fig. 4(b)] as a derivative of the total charge (QTG = 
Qn + Qit) to the gate voltage by varying EF, such that, 
1
TG TG
TG
F F
C
E E
Q V
       
 
 .
 (3) 
From this model we estimate (negatively charged) trapped 
charge densities of 7.2 × 1011 cm-2 and 1012 cm-2 for the FWD 
and REV sweeps, respectively, at EF = 0 eV (Dirac point). 
V. PULSED MOBILITY EXTRACTION 
Next, we extract device transconductance (gm) and effective 
hole mobilities (μh) from pulsed and DC measurements [Fig. 
3(b)]. We do so by first fitting a transport model (Rfit) [4, 35], 
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Fig. 4. (a) DC R-VTG for different VBG values. L×W = 5×5 μm, VD = 0.1 
V only forward sweep shown. (Inset) V0,TG vs. VBG. Slope represents 
ratio between top and back-gate oxide capacitances (Cox/CBG ≈ 22). (b) 
Measured top-gate capacitance at 100 kHz (CTG, circles) and calculated 
(red solid line) using model described in text. Expected value from sim-
pler extraction in (a) is also shown (dashed line). Inset shows schematic 
of measurement. VTG is applied to top-gate, source/drain are grounded
and back gate is left disconnected. Side-wall and overlap capacitances
which appear in parallel with CTG were measured in similar FET struc-
tures without graphene, and subtracted from the result. 
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which includes contact resistance (RC ≈ 2–3 kΩ·µm), to the 
measured ID–VTG characteristics (Rmeas) as shown in Fig. 5(a). 
Figure 5(b) then displays the intrinsic transconductance gm’ 
(calculated after RC is subtracted) derived from 400-ns pulsed 
measurements (red) and DC measurements (black) for FWD 
and REV sweep directions. We note that gm’ changes sign as 
VTG is swept past the Dirac point (i.e. threshold voltage) and 
carrier transport changes from holes to electrons. Also hyste-
resis is greatly reduced with 400 ns pulses compared to the DC 
measurement. Furthermore, the maximum value of gm’ for 
pulsed measurements (~100 µS/µm) is approximately twice as 
high as the one obtained from DC measurements (~50 
µS/µm). This trend is evident from the inset of Fig. 5(b), 
which shows the maximum gm’ (from FWD sweep) as a func-
tion of gate on-time. 
In Fig. 5(c) we display the effective mobility calculated as 
in Refs. [4, 35]. We note that mobility values are approximate 
since RC is fitted and not directly measured, and a constant Cox 
was used to simplify the extraction procedure. Nevertheless, 
this exercise illustrates the consistency and reliability of 
pulsed characterization vs. DC measurements. We show hole 
mobility (μh) vs. carrier density for 400 ns pulses (red) and DC 
measurements (black), from FWD and REV sweeps. Pulsed 
measurements generate higher and consistent mobility values, 
due to reduced charge trapping. Conversely, mobility appears 
to be a function of sweep direction (marked with arrows) 
when obtained from DC I-V measurements. We note that self-
heating effects do not play a role because the mobility esti-
mates are all done at low lateral field and low current levels, 
~0.06 mA/μm, where the maximum temperature rise is at most 
5 K for our GFETs [4, 32], even for the DC measurements. 
Subsequently, we examine mobility dependence on tON,TG.  
Figure 5(d) shows μh at three carrier densities: 0.7, 1, and 
5×1012 cm-2; open circles and solid diamonds represent values 
from FWD and REV sweeps. The mobility range from DC 
measurements (top and bottom lines of shaded regions) has an 
uncertainty up to 1000 cm2V-1s-1 (or ~30%), while for pulsed 
characterization this uncertainty is significantly smaller (~50 
cm2V-1s-1 or ~2%). Once again, we note that mobility is higher 
at shorter pulses, due to the minimized trapped charge. 
VI. HIGH FIELD EFFECTS 
We also briefly examine the effects of high lateral intrinsic 
fields Fx’ (after subtracting RC) on ΔV0 by using our nanosec-
ond pulsed technique. First, we find that for Fx’ ~ 0.1 V/µm 
and a constant tON,TG (3 µs), ΔV0 remains constant as we de-
crease tON,D from 2 µs down to 100 ns [Fig. 6(a)]. Conversely, 
when we raise Fx’ to 0.5 V/µm, ΔV0 drastically increases as 
well. This increased ΔV0 caused by higher Fx’ occurs when hot 
carriers in the channel begin to fill interface or bulk trap states 
of the dielectric [23]. Finally, we examine ΔV0 as we decrease 
tON,TG and replace the pulse generator at the drain terminal 
with a regular DC supply. We find that, at low Fx’, ΔV0 is 
equally suppressed by using a pulsed or a DC voltage at the 
drain terminal [Fig. 6(b)]. 
In general, GFETs hysteresis is a function of the amount of 
trapped charge at the interface and bulk of the dielectric (Qit), 
which in turn affects the overall charge in the channel, capaci-
tance and ultimately I-V results. Also, Qit is a function of fre-
quency, gate voltage (VTG or VBG) and intrinsic lateral field 
(Fx’). Thus, in order to eliminate hysteresis and Dirac voltage 
instabilities during measurements, one should take into ac-
count these dependencies and bias devices accordingly. 
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Fig. 5. (a) Hole R-VTG measured (Rmeas), fitted (Rfit) as in Ref. [35] and
with contact resistance (RC) subtracted (Rmeas–RC). (b) Intrinsic trans-
conductance (gm’) from Fig. 3(b), as a function of VTG from pulsed (red)
(tON,TG = 400 ns) and DC (black) measurements. Arrows indicate direction
(FWD or REV) of sweep. Inset shows maximum |gm’| (from FWD
sweeps) as a function of gate on-times. (c) Extracted hole mobility as a
function of carrier density (p) from Fig. 5(b). (d) Hole mobility vs. tON,TG
for different p = 0.7 (black), 1 (red), and 5×1012 cm-2 (blue). Values ex-
tracted from Fig. 5(c) at the marked (vertical dashed lines) concentrations.
Open circles and solid diamonds are from FWD and REV pulsed sweeps
respectively. Values extracted from DC FWD and REV sweeps mark
limits of shaded regions. Note large mobility uncertainty of DC sweeps
(up to ~1000 cm2V-1s-1 or ~30 %) compared to pulsed sweeps (~50
cm2V-1s-1 or ~2 %) 
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Fig. 6. (a) Dirac voltage shift (ΔV0) as a function of drain on-time (tON,D 
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from -8 V to 8 V and back to -8 V, while VD is increased from 1 V 
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VII. CONCLUSION 
In conclusion, intrinsic properties of GFETs can be probed 
with pulsed operation and pulses shorter than the trapping time 
constants of interface and bulk trapping. We also report trans-
fer characteristics, transconductance and mobility values that 
do not depend on voltage sweep direction (forward or reverse) 
or rate. Such results “correctly” represent the intrinsic proper-
ties of the GFET channel, as detrimental effects from oxide 
and interface traps (hysteresis and ID degradation) can be 
greatly reduced. Finally, we show that high lateral fields can 
affect hysteresis and charge trapping through hot carrier injec-
tion, a situation that can also be mitigated by using short drain 
on-times. All of these findings shed light on careful ways to 
characterize graphene devices and reduce detrimental effects 
by using pulsed measurements, which is important for future 
advancement of graphene device technology.  
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